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Abstract
For dynamic closed loop control of a multilevel converter with a low switching frequency, natural
sampled PWM is the best form of modulation. However previous natural sampled PWM imple-
mentations have generally been analog. A digital implementation has advantages, particularly for
a multilevel converter. Re-sampled uniform PWM, a modulation technique which approaches the
performance of natural PWM, is implemented both in software and hardware. Results demonstrating
the improvement over uniform PWM techniques are presented.
1 Multilevel Converters
A multilevel converter has a multiple of the usual six
switches found in a three phase inverter. The main mo-
tivation for such converters is that voltage (in VSI, cur-
rent in CSI) is shared amongst these multiple switches,
allowing a higher converter power rating than the indi-
vidual switch VA rating would otherwise allow. This
sharing is achieved by summing the outputs of several
two level converters with transformers or inductors [1],
or direct series connection; or by more complex topolo-
gies such as the diode clamped inverter and the flying
capacitor inverter [2].
Another secondary but very important advantage is the
extra degrees of switching freedom that the multiple
switches permit. Each switch still has the same limited
switching frequency, but by staggering the switching
instants of the individual switches, the overall switch-
ing frequency of the multilevel converter effectively be-
comes a multiple of that of the individual switches [1].
A further gain comes since we switch between multi-
ple voltage levels at this higher frequency rather than
two, so the switching harmonics appear at a higher fre-
quency and a lower level.
This higher apparent switch frequency and improved
frequency spectrum suggests a accompanying increase
in controllable converter bandwidth. These combined
advantages make multilevel converters suitable for im-
plementing large active power filters. But which of
the many possible ways of generating PWM waveforms
is most suited to multilevel converter modulation, and
specifically to ensuring an improved controllable band-
width?
2 Review of SPWM
Optimised PWM or selected harmonic elimination /
minimization PWM (SHE/SHM-PWM) seems attrac-
tive to low switching frequency applications. However
they cannot react to transients quickly [3]. This is be-
cause pulses do not occur at fixed points, that is, the
switch period is not constant. The switching instants
are generally precalculated offline and stored in lookup
tables. Closed loop control is generally limited to cy-
cle by cycle control of the fundamental frequency and
modulation depth. Some work has been done on clos-
ing feedback loops around optimised PWM modulators
to remove errors when they occur [3].
Recent work has been done on implementing regular
sampled or on-line SHE-PWM [4]. This work has
shown that the positions of edges can be calculated rel-
atively simply online given the modulation depth. The
calculation gives their displacement from the “sampling
points”, the positions of the edges for a modulation
depth of zero. The paper does not discuss whether there
is now scope for closed loop feedback.
SHE-PWM is limited to generating a precalulated
waveform — generally a sinewave — and so is unsuit-
able to active power filtering.
Non optimised carrier based PWM can generate a
PWM waveform from an arbitrary input waveform on-
line. Further, it can be placed in a more responsive
closed loop, as the error input to the PWM modulator
can affect the next switching edge, without upsetting
the fundamental spectrum.
Uniform sampled and space vector PWM are sampled
data systems. They sample the signal input at the be-
ginning of the switch cycle, before the actual switch-
ing edge reflects this value later in the cycle. This de-
lay in response is significant at low switch frequencies.
It leads to a frequency response roll-off which obeys
a Bessel function (similar to the sinc function roll-off
for PAM). Another unwanted effect of uniform PWM
is odd harmonic distortion of the synthesised waveform
[5]. The severity of these effects is a function of the ra-
tio of control and carrier frequencies, f1/fc. This ratio
may approach and pass unity in high power active fil-
ters (high f1, low fc), by which point these effects have
become significant and limiting.
Figure 1: Natural vs. Uniform sampling. Note the delay
introduced by uniform sampling.
Naturally sampled PWM is (traditionally) an analog
technique where the input signal is naturally sampled
by the carrier triangle waveform at the instant of the
switching edge. Naturally sampled PWM can react in-
stantly to changes in input command and produces no
attenuation or distortion of the synthesised waveform
[5]. However as the ratio f1/fc rises for a given mod-
ulation depth m, the slew rate of f1 will exceed that of
the carrier triangle, and an extra pulse will be generated.
If these can be tolerated, the integrity of the synthesised
waveform is preserved.
So for a multilevel, low switch frequency converter,
natural sampled PWM offers the most promise for dy-
namic control and a wide control bandwidth. However
natural sampled PWM is invariably implemented as an
analog technique.
3 Digital Natural PWM
An analog technique does not however lend itself to a
high power multilevel implementation. Considering a
multilevel converter consisting of a number of single
level modules, a digital implementation would be pre-
ferred because
• Switching instants are crystal accurate (at least be-
fore the switches, and switching delays can be
compensated for). More importantly, they are re-
peatable from module to module. This is very
important to ensure that good cancellation of the
switching frequency terms in the combined multi-
level output.
• A Digital implementation can be interrogated,
tuned, even reconfigured more easily than an ana-
log.These changes could be made online, and
again, would be consistent from module to mod-
ule.
• A Digital system can be distributed master slave
style more easily than an analog implementation,
which is an advantage for a modular approach.
Digital signals are more easily shared amongst iso-
lated modules.
• Digital is more reliable than analog in a noisy high
power environment.
This is the motivation for seeking to create a digital im-
plementation of naturally sampled PWM.
4 Re-sampled Uniform - Micro-
controller based
The first attempt of digital (microcontroller) natural
is most accurately described as Re-sampled uniform.
With re-sampled uniform, although the same switch-
ing/carrier frequency fc is used, an attempt is made to
retain the wider bandwidth gained as a result of using a
higher sampling frequency fs. Like oversampling, in-
stead of sampling only once per switching edge at the
beginning of the PWM period, we sample more often
— most easily done by sampling at an integer multi-
ple of the switching frequency. This ratio is referred to
as the Re-Sampling Ratio, rsr = fs/fc. If the edge is
still to occur, its position is recalculated based on the
more recent sample (fig. 2A). This algorithm will re-
act to transients at the sampling rate rather than at the
switching rate, and so exhibit lower delay and wider
bandwidth.
Two problems complicate the implementation. The first
is the possibility of missed edges — based on the pre-
vious sample, the edge is yet to come; based on the cur-
rent sample, the edge has passed. The best solution is to
force the edge to occur immediately (fig. 2B). As shown
in the figure, ‘immediately’ usually does not mean at
the sampling instant, as some computation delay must
be included.
The second problem is the possibility of generating
more than one edge per switching cycle. This happens
when multiple intersections of the samples and the tri-
angular carrier occur, either a) erroneously, because of
the stepped nature of the sampled waveform (fig. 2C),
or b) quite legitimately (true natural sampling would
have done the same) (fig. 2D). Our solution to these
problems is to only accept the first calculated switching
edge in each switch cycle.
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Figure 2: Re-sampled Uniform PWM — by re-
sampling the input during the switch cycle instead of
only at the beginning, a more accurate switching edge
position can be calculated (A). However it is now pos-
sible to miss an edge (B) or generate multiple edges
(C&D).
The design of many microcontroller timer and PWM
peripherals complicates or even prevents the implemen-
tation of re-sampled uniform PWM. Double buffering
or FIFOs, usually considered a feature, prevent the
reloading of the pulse width value. The software must
calculate and decide whether the edge will occur in the
current sample period, and only then load the edge com-
mand and time. Further, an equality comparison be-
tween the pulse width value and the timer (rather than a
greater-than comparison) also requires the software to
ensure edges are not missed.
This re-sampled technique was implemented on the
Intel 80C196KB microcontroller. The samples were
made by the internal 10bit a/d, and then within the ‘con-
version finished’ interrupt routine, the microcontroller
calculated if any edges should occur before the next
sample. If so, these were loaded into the timer mod-
ule. The delay between sampling and loading edges is
100µs (for a five level converter ie four outputs), which
is the computational overhead per sample. This de-
lay limits the useful re-sampling period and hence re-
sampling ratio for a given switching frequency for this
processor.
The Motorola MC68332 microcontoller is a more suit-
able choice for a microcontroller implementation of re-
sampled uniform. This has an intelligent timer periph-
eral (TPU) which removes much of the computational
overhead. The PWM comparison is a greater than com-
parison, and pulse width values may be reloaded part
way through a PWM cycle. The TPU also has 16 out-
put pins which lends it to multilevel control.
5 Digital Natural - ROM based
A second approach which was tried was a completely
digital hardware approach. A digital synchronous bi-
nary counter formed the vtri slope. This was com-
pared to the digital vcontrol input in a EPROM look
up table (fig. 3). This allowed a simple implementa-
tion of multiple comparators each with an appropriate
offset (phase shift). The EPROM also easily encodes
both slopes of vtri, without the need for an up/down
counter. The PWM input value may change at any time,
asynchronously if desired. The output will immedi-
ately reflect this change because the EPROM performs
a greater than comparison combinatorially.
Figure 3: The structure of the contents of the PWM
EPROM.
Three large (217 ∗ 8 = 1Mbit) EPROMs can implement
three phase natural PWM with 8 bit resolution. For
higher carrier frequencies, this is an acceptable reso-
lution, especially when combined with a resolution en-
hancement technique which accumulates and corrects
for the truncation error [8]. Higher resolution can be
obtained by cascading two EPROMs.
The eight outputs of the EPROM can control eight pairs
of switches to create nine level PWM. Alternatively
eight switches could be controlled individually (five
level PWM) to allow dead time to be programmed into
the EPROM.
The actual circuitry used for gathering results consisted
of a 4Mbit EPROM which allowed 9bit PWM. A 12bit,
8µs converter (AD7870) was used to supply the digi-
tal input value; only the 9 msb were used. The binary
counter and decoding logic which starts the a-d con-
verter and then latches the result is implemented in an
EPLD. This allowed a number of re-sampling ratios to
be evaluated.
Recently this technique has been implemented entirely
in a large programmable logic device. Generating mul-
tiple phase shifted outputs makes this a complex task.
Unfortunately the result of this latest work cannot be
included here.
6 Results and Discussion
Figures 4, 5 & 6 were collected from the 5 level 80C196
microcontroller implementation, operating with a car-
rier frequency of 450Hz.
Figure 4 shows 50Hz and 250Hz sine waves of mod-
ulation depth m = 0.9 and the resulting five level
waveforms. Although the synthesised fundamental fre-
quency f1 = 250Hz is a significant fraction of the car-
rier (and hence switch) frequency fc = 450Hz, a five
level converter can produce a good approximation of
the original. Note that both of these waveforms were
produced with an oversampling ratio of eight.
The attenuation, distortion, and delay inherent in uni-
form sampled PWM, and then the improvement which
can be achieved through re-sampling are demonstrated
in figure 5. Because of the 90 deg phase shift of the car-
riers, a five level uniform sampling converter samples
at twice the switching frequency, 900Hz, so the average
phase delay seen in the fundamental is approximately
600µs (Ts/2), instead of 1.1ms for a single level con-
verter. However the distortion remains unchanged. The
re-sampling ratio of eight (fs = 3.6kHz) does reduce
both delay and distortion.
The response to the sawtooth waveform shows the re-
duced delay (and hence following error) and improved
transient response due to re-sampling. The kink in
the transient response is due to software latches (flags)
Figure 4: A 80C196 generated five level waveform,
fc = 450Hz, f1 = 50Hz (top) and 250Hz (bottom),
re-sampling ratio = 8
which enforce only one pulse per period. This was
necessary due to the risk of overflowing the 80C196
timer FIFO. This demonstrates that strictly enforcing
the switching frequency only compromises the large
signal transient response (or more correctly, the slew
rate).
Because the PWM modulator was clocked from a crys-
tal oscillator and not phase locked to the input sig-
nal (as it should be for truly synchronous PWM), the
PWM waveform slowly slipped with respect to the in-
put waveform. This allowed the oscilloscope to average
the waveform over successive triggers.
All eight phase shifted outputs of the EPROM based
hardware modulator were used to create nine level
waveforms in figures 7–10. The great advantage of
multilevel conversion can be seen from figure 7 where
the nine level waveforms, and the two level PWM sig-
nals which form it can be compared. Again the switch
frequency fc is 450Hz.
The impact of re-sampling is again evident in fig-
ures 8 & 9 where the improvement as the re-sampling
ratio is increased from 8 to 128 is clearly seen. The re-
sampling ratio of 8 is the minimum sensible value for
this hardware implementation, as all phase shifted car-
riers share the same sampled input value and sampling
instant. For ratios less than 8 for 8 carriers, some carri-
ers will be updated midway through their cycle, but not
at the beginning. (eg for re-sampling ratio of four, four
of the carriers will be updated at 0, 90 180 & 270 de-
grees, and the other four at 45, 135, 225 & 315 degrees).
This can lead to a rapid deterioration in performance for
some input signals. It also spoils the cancellation of the
Figure 5: 80C196 re-sampled uniform. f1 = 250Hz
m = 0.9, re-sampling ratio = 1 (top) and 8 (bottom).
(Averaged 64 times by the oscilloscope)
Figure 6: 80C196 re-sampled uniform. Re-sampling
ratio = 1 (top) and 8 (bottom). (Right — Averaged 64
times by the oscilloscope)
carriers and sidebands in the frequency domain (eg for
above example, would expect 8 ∗ fc to be first carrier,
however 4 ∗ fc is not properly cancelled).
Compare this to the microcontroller implementation for
five level, uniform with no re-sampling. Here the wave-
form is sampled only once at the beginning of each
switch period for each of the phase shifted carriers. So
the sampling rate is doubled, but the re-sampling ratio
remains one.
The excellent transient response which results from re-
sampling is particularly evident in figure 9. Also evi-
dent is the possibility of producing multiple edges per
Figure 7: EPROM re-sampled uniform, 9 level, fc =
450Hz, f1 = 50Hz (top) and 250Hz (bottom), m =
1.0. 57.6kHz sampling ratio (re-sampling ratio 128)
Figure 8: EPROM re-sampled uniform, f1 = 250Hz,
m = 1.0, re-sampling ratio = 8 (top) and 128 (bottom).
(Right — Averaged 64 times by the oscilloscope)
switch cycle, which may be unacceptable in some con-
verters, even on a transient basis. This may be avoided
by latching the first edge for each cycle, and ignoring
any subsequent edges in that switch cycle (as was done
in software in the microcontroller). The ultimate solu-
tion is to limit the slew rate of the input signal — which
limits the power bandwidth, but not the bandwidth per
se. For example, a 950Hz sin wave (the 19th harmonic
in a 50Hz system, and over twice the 450Hz switch fre-
quency) can be faithfully reproduced by a nine level
converter at 10% modulation depth without producing
multiple edges per switch cycle (fig. 10).
Figure 9: EPROM re-sampled uniform, f1 = 250Hz
sawtooth, m = 0.8. re-sampling ratio = 8 (top) and 128
(bottom). (Right — Averaged 64 times)
Figure 10: EPROM re-sampled uniform, fc = 450Hz.
f1 = 950Hz (19th harmonic), m = 0.1. 57.6kHz sam-
pling (Oversampling ratio = 128). (Right — Averaged
64 times by the oscilloscope)
To avoid multiple switching edges in each cycle, the
analog or digital circuitry preceding the modulator
could include slew rate limiting. However this will
compromise the transient response, one of the advan-
tages of digital natural. A better approach would be
to have the signal processing (digital or analog) tuned
so that in the steady state, the modulating signal re-
mains within the slew rate limit, and so multiple edge
are only generated in transient conditions. Alternatively
for GTO applications, monostables and latches could be
placed after the ROM to ensure minimum pulse widths.
Large, low switching frequency converters are not the
only area which can benefit from the re-sampling tech-
nique. For example, Tzou [9] has implemented a fully
digital controller for dc-ac inversion using a DSP. The
sampling rate of the current loop is 15.36kHz (256 ∗
50Hz), and the switching frequency is twice this, as
the converter is a small UPS. A larger converter with a
lower switching frequency could still use this high sam-
ple rate to advantage using digital natural PWM.
7 Conclusions
Natural sampled PWM is the best choice for applica-
tions which require closed loop, wide bandwidth mod-
ulation such as active power filtering. It does not atten-
uate or distort the modulating signal, even when the fre-
quency of that signal is similar to the switch frequency.
Carrier based PWM is also easily adapted to multilevel
converter modulation by phase shifting the carriers.
A digital implementation is preferred for multilevel
modulation. Switching edges with crystal accuracy and
more importantly repeatability are needed to give the
best carrier cancellation in a multilevel converter. Digi-
tal control is more easily modularised and is more noise
immune.
Re-sampled uniform PWM is a digital implementation
which approaches the frequency and transient response
of natural PWM. Both hardware and software multi-
level implementations are presented, and the improve-
ment over uniform PWM is demonstrated.
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